Compiling a design in Quartus that doesn't fit

  • Follow


I want to be able to generate an encrypted netlist of a core using 
Quartus. Does Quartus have a switch that allows you to compile a design 
that doesn't fit into an FPGA? The issue is that the ports on the core 
exceed the number of pins on any device.  

0
Reply schvantzkoph (1875) 3/11/2010 3:05:01 PM

"General Schvantzkoph" <schvantzkoph@yahoo.com> wrote in message 
news:7vsf4tFaprU4@mid.individual.net...
>I want to be able to generate an encrypted netlist of a core using
> Quartus. Does Quartus have a switch that allows you to compile a design
> that doesn't fit into an FPGA? The issue is that the ports on the core
> exceed the number of pins on any device.


There are settings to allow you to compile lower level entites for incremental
compilation, although I can't remember what they are.

A quick search shows that 'virtual pin' might be what you're looking for, or lead
in the right direction.


Nial. 


0
Reply Nial 3/11/2010 3:25:58 PM


On Thu, 11 Mar 2010 15:25:58 +0000, Nial Stewart wrote:

> "General Schvantzkoph" <schvantzkoph@yahoo.com> wrote in message
> news:7vsf4tFaprU4@mid.individual.net...
>>I want to be able to generate an encrypted netlist of a core using
>> Quartus. Does Quartus have a switch that allows you to compile a design
>> that doesn't fit into an FPGA? The issue is that the ports on the core
>> exceed the number of pins on any device.
> 
> 
> There are settings to allow you to compile lower level entites for
> incremental compilation, although I can't remember what they are.
> 
> A quick search shows that 'virtual pin' might be what you're looking
> for, or lead in the right direction.
> 
> 
> Nial.

Thanks, that sounds like what I want.
0
Reply General 3/11/2010 4:23:27 PM

2 Replies
198 Views

(page loaded in 0.061 seconds)

Similiar Articles:













7/17/2012 9:56:37 PM


Reply: