|
|
Compiling a design in Quartus that doesn't fit
I want to be able to generate an encrypted netlist of a core using
Quartus. Does Quartus have a switch that allows you to compile a design
that doesn't fit into an FPGA? The issue is that the ports on the core
exceed the number of pins on any device.
|
|
0
|
|
|
|
Reply
|
schvantzkoph (1875)
|
3/11/2010 3:05:01 PM |
|
"General Schvantzkoph" <schvantzkoph@yahoo.com> wrote in message
news:7vsf4tFaprU4@mid.individual.net...
>I want to be able to generate an encrypted netlist of a core using
> Quartus. Does Quartus have a switch that allows you to compile a design
> that doesn't fit into an FPGA? The issue is that the ports on the core
> exceed the number of pins on any device.
There are settings to allow you to compile lower level entites for incremental
compilation, although I can't remember what they are.
A quick search shows that 'virtual pin' might be what you're looking for, or lead
in the right direction.
Nial.
|
|
0
|
|
|
|
Reply
|
Nial
|
3/11/2010 3:25:58 PM
|
|
On Thu, 11 Mar 2010 15:25:58 +0000, Nial Stewart wrote:
> "General Schvantzkoph" <schvantzkoph@yahoo.com> wrote in message
> news:7vsf4tFaprU4@mid.individual.net...
>>I want to be able to generate an encrypted netlist of a core using
>> Quartus. Does Quartus have a switch that allows you to compile a design
>> that doesn't fit into an FPGA? The issue is that the ports on the core
>> exceed the number of pins on any device.
>
>
> There are settings to allow you to compile lower level entites for
> incremental compilation, although I can't remember what they are.
>
> A quick search shows that 'virtual pin' might be what you're looking
> for, or lead in the right direction.
>
>
> Nial.
Thanks, that sounds like what I want.
|
|
0
|
|
|
|
Reply
|
General
|
3/11/2010 4:23:27 PM
|
|
|
2 Replies
198 Views
(page loaded in 0.061 seconds)
Similiar Articles: How to keep the design from Synplify or XST optimizing - comp.arch ...... net connections and stop optimizing the whole > design, fit ... to respect the component boundaries so that it doesn't ... State machines in Quartus - comp.arch.fpga... with the ... Environmental variables to point at libraries with Modelsim ...To stop having to compile the (usually) Altera libraries ... If that doesn't give you the right value, then you need ... etc. try using a script - that goes with the design (i.e ... Problem with GNU AS - comp.lang.asm.x86I got the error: "relocation truncated to fit R_386... ... No, it's supposed to compile code that runs in 16 bit mode. ... my version of ld (from GNU binutils 2.20) and > it doesn't ... Compiler for 16bit architecture - comp.compilers.lccThey just won't do the expected when cast into any other ... Which means that such a pointer can't fit into a 16 bit ... by Fraser & Hanson ("A Retargetable C Compiler: Design ... comp.arch.fpga - page 7Synplify and then Quartus 1 42 (7/9/2003 3:55:15 PM) Hi, I ... std_logic_vector type port doesn't work after synthesis. ... the lpm_add_sub megafunction, but when I try and compile ... Choosing FPGAs: Xilinx vs Altera vs Actel vs Lattice - comp.arch ...So there won't be a space savings on the die anyway. ... way to answer this question is to take your design and compile it ... architecture a product of the fact that you can fit ... Newbie's first FPGA board ! - comp.arch.fpgaThis was very interesting and now, I am trying to design... ... I won't be using any OS since application is Ethernet ... I hate it when the pins don't fit in the holes. And ... Are newbie questions OK in here? - comp.lang.asm.x86... the functions that need > inline asm, and then compile ... IOW, lack of choice, narrowing of the design ... Standalone assembler doesn't fit the bill right now for ... improve strlen - comp.lang.asm.x86If possible by design, not at all. /* IOW, C++ really doesn't ... is supposed to fit ... we go > to compile out code for Commodore64, or maybe something z80 based we > won't run ... BufferedReader vs NIO Buffer - comp.lang.java.programmer ...... later and performance could have been a design ... new >> FileInputStream("File.txt")); > > Doesn't compile. ... with a price in usability, since you have to fit ... Quartus | FPGARelated.comDoes Quartus have a switch that allows you to compile a design that doesn't fit into an FPGA? The issue is that the ports on the core exceed the number of pins on any ... Error: Can't fit design in device - Altera ForumsError: Can't fit design in device Quartus II ... Board with the Quartus II 6.0 software. My first design went very well (building, compiling ... Design won't fit in device ... 7/17/2012 9:56:37 PM
|
|
|
|
|
|
|
|
|