logic from jed file - comp.arch.fpga

Hi Folks I have a maintenance need to recover a compilable source fronm the jedec fusemap file for a lattice ispmach96/48 device. Can anyone suggest a tool for the job.. or am I to resort to a dumb manual method? Thanks -- John jwb@rosery.net

jed2abl - get it from xilinx free Andrew jb wrote: >Hi Folks > >I have a maintenance need to recover a compilable source fronm the jedec >fusemap file for a lattice ispmach96/48 device. > >Can anyone suggest a tool for the job.. or am I to resort to a dumb >manual method? > >Thanks > > > >

In message <3mP8b.824$TJ.103957@news.uswest.net> Andrew Paule <lsboogy@qwest.net> wrote: Hi > jed2abl - get it from xilinx free any chance of a URL.. its not obvious on th xilinx site.. Thanks John > > Andrew > > jb wrote: > > >Hi Folks > > > >I have a maintenance need to recover a compilable source fronm the jedec > >fusemap file for a lattice ispmach96/48 device. > > > >Can anyone suggest a tool for the job.. or am I to resort to a dumb > >manual method? > > > >Thanks > > > > > > > > > -- John Ballance jwb@rosery.net

I'd email hotline@xilinx.com - they bought the able compilers from dataio, and the jed2abl utility was part of that. Andrew jb wrote: >In message <3mP8b.824$TJ.103957@news.uswest.net> > Andrew Paule <lsboogy@qwest.net> wrote: >Hi > > > > >>jed2abl - get it from xilinx free >> >> > >any chance of a URL.. its not obvious on th xilinx site.. > >Thanks > >John > > >>Andrew >> >>jb wrote: >> >> >> >>>Hi Folks >>> >>>I have a maintenance need to recover a compilable source fronm the jedec >>>fusemap file for a lattice ispmach96/48 device. >>> >>>Can anyone suggest a tool for the job.. or am I to resort to a dumb >>>manual method? >>> >>>Thanks >>> >>> >>> >>> >>> >>> > > >

Similiar Articles:

logic from jed file - comp.arch.fpga
Hi Folks I have a maintenance need to recover a compilable source fronm the jedec fusemap file for a lattice ispmach96/48 device. Can anyone suggest...

Just want to program Xilinx CPLD device from JEDEC file using ISE8 ...
logic from jed file - comp.arch.fpga Just want to program Xilinx CPLD device from JEDEC file using ISE8 ... I tested with file named: "bypass_lpt.jed" when I got similar ...

File Extension .JED Details
The (.JED) and (.ISC) files contain all of the configuration information from the NCD file defining the internal logic and interconnections of the CPLD, plus device ...

High True vs. Low True Logic
Specifying Programmable Logic Marking ‘X’s on a PAL diagram is a nice way to ... A JEDEC file (.jed) is a standard file format that specifies the fuse programming.

7/27/2012 12:44:40 AM