|
|
quartus and VHDL/Verilog libraries
HI,
I am very new to Quartus(5.1 Solaris) and looking for simulation
libraries for both Verilog and VHDL, vhdl seams to be found in the
install tree but verilog?
When I used Xilinx I always started compiling a simulation libraries
once for all into the installation tree for each simulator to use, how
is this done i Quartus?
cheers
Michael
|
|
0
|
|
|
|
Reply
|
 Michael
|
2/3/2006 5:27:06 PM |
|
Hello Michael,
All simulation library files necessary for an Altera FPGA
functional/post-fitting simulation are installed automatically with the
Quartus II software. The simulation library files, in Verilog and in
VHDL, are located in the <Quartus II Installation
directory>/eda/sim_lib directory.
For more information on Altera functional library files, please refer
to
http://www.altera.com/support/software/nativelink/quartus2/eda_ref_presynth_lib.html
For more information on Altera post-fitting library files, please refer
to
http://www.altera.com/support/software/nativelink/synthesis/dc/eda_ref_dc_postsynth_lib.html
When performing post-fitting simulations, the netlist is generated in
the <Quartus II project directory>/simulation/<tool name> directory.
You can create your simulation libraries in this directory.
I'm not sure which simulation tool you are using, but we do have more
detailed information in our Quartus II handbook chapters:
Mentor Graphics ModelSim Support
http://www.altera.com/literature/hb/qts/qts_qii53001.pdf
Synopsys VCS Support
http://www.altera.com/literature/hb/qts/qts_qii53002.pdf
Cadence NC-Sim Support
http://www.altera.com/literature/hb/qts/qts_qii53003.pdf
I hope this helps,
Albert Chang
Altera Corporation
Senior Applications Engineer
Michael Laajanen wrote:
> HI,
>
> I am very new to Quartus(5.1 Solaris) and looking for simulation
> libraries for both Verilog and VHDL, vhdl seams to be found in the
> install tree but verilog?
>
> When I used Xilinx I always started compiling a simulation libraries
> once for all into the installation tree for each simulator to use, how
> is this done i Quartus?
>
> cheers
>
> Michael
|
|
|
0
|
|
|
|
Reply
|
Albert
|
2/10/2006 6:57:12 PM
|
|
|
1 Replies
123 Views
(page loaded in 0.028 seconds)
Similiar Articles: State machines in Quartus - comp.arch.fpgaI'm trying to get Quartus to recognize my state machines. I'm using version 9.0. ... diagram when I update an enumeration using a case statement. Learn vhdl or verilog and ... FPGA/CPLD from logic diagram? - comp.arch.fpga... way to compile the program for the chip, without having to start to learn VHDL or Verilog. ... arch.fpga FPGA/CPLD from logic diagram? - comp.arch.fpga State machines in Quartus ... about use ieee.numeric_std.all - comp.lang.vhdl... DOULOS - Developing Design Know-how VHDL * Verilog ... It comes with Quartus, along with many other ... 8 bit binary to 2 digit BCD - comp.lang.vhdl Yama wrote: > library ... NIOS: Run program from SDRAM - comp.arch.fpgaI make a Quartus project based on verilog/standard_32. I use nios_32 CPU. I create a new memory configuration based on Micron datasheet and I put it into class.ptf from ... Environmental variables to point at libraries with Modelsim ...In my case it's Xilinx libraries, and I put ... cmmand windows : puts $env(QUARTUS ... problem with modelsim - comp.lang.vhdl Environmental variables to point at libraries ... ieee_ proposed library - comp.arch.fpgaIn my PE version they are compiled into floatfixlib: Library floatfixlib; use ... HTH -- Jonathan Bromley, Consultant DOULOS - Developing Design Know-how VHDL * Verilog ... ModelSim Memory Content import from Intel Hex - comp.arch.fpga ...... the supported formats of ModelSim, e. g. MTI or Verilog ... This library is free software; you can redistribute it ... Altera Quartus II on Debian GNU/Linux - comp.arch.fpga ... debouncing a switch (in hardware) - comp.arch.fpga... designs to get a feel for how to use HDL's and Quartus. ... Debounce in Verilog? - comp.arch.fpga debouncing a switch ... change the booleans to std_logic, you'll need ... vhdl ... AMS simulation error - comp.cad.cadence... MMSIM 711, IC 6.1.3 > > I am trying to simulate a co-simulation of vhdl, verilog ... mixspi_vco.cds_globals:top_design_ > config_design_SPI_VCO' in the libraries. VHDL model for Micron SDRAM simulation ? - comp.arch.fpga ...... on the Micron's website and as my modelsim simulator can handle both vhdl and verilog ... Dm => DDR_DM ); Where my project.mpf file contains: [Library ... quartus and VHDL/Verilog libraries | Comp.Arch.FPGA | FPGARelated.comHI,I am very new to Quartus(5.1 Solaris) and looking for simulation libraries for both Verilog and VHDL, vhdl seams to be found in the install tree but verilog?When I ... 1. Simulating Altera DesignsLibraries in Quartus II Help. Generating IP Simulation Files for RTL Simulation The Quartus II software supports both Verilog HDL and VHDL simulation of 7/27/2012 8:46:57 AM
|
|
|
|
|
|
|
|
|
Search |
Post Question |
Groups |
Stream |
About |
Register
19 followers. 