When read back bitstreams from Xilinx PROMs, how to verify?

I am reading back bitstreams from PROMs (5 xc18v04 and 1 xc18v02 in a chain) since I lost the original copy (mixed up with other bitstreams). How do I verify the readback copy is correct? I only have one board and the good bitstream is already saved in PROMs. Reprogramimg them back into the same board is risking losing them.

Similiar Articles:

PROM for Spartan 6 FPGA - comp.arch.fpga
Uncompressed, standard bitstream sizes ... configuration rate by reading back ... Xilinx SPI PROM programming via JTAG - comp.arch.fpga I've read that it's possible to program ...

Software Manuals Online
PROM File ... download bitstreams to an FPGA or CPLD using a Xilinx Parallel Cable III, Parallel Cable IV, or MultiLINX™ cable • Describes how to read back and verify ...

Using the XC4000 FPGA Readback Capability
additional mask PROM is needed to ... to prepare a design for Read-back through the Boundary-Scan port. Contact Xilinx for ... The Read-back bitstream starts with ﬁve dummy ...

7/25/2012 5:36:50 AM