f



parallel processors connecting parallel processors

a tiny instruction set, for separating data from function reference(s),
( a representation of a hardware model dichotomization of data and
function reference, separate parameter and return stack, ( PATENT
PEND., "The Wheel", HoHoHE, :))

explicitly
   0< AND XOR DROP OVER DUP @ ! 2* 2/ >R R> INVERT +

implicitly
   JUMP_IF_ZERO JUMP CALL RETURN LITERAL

enhanced with a second and third parameter stack,
in parallel, for simulating VLIW address protect executable cache.

basic machine concept link, enhanced with a second and third parameter
stack along the diagonal of the N by N array,
http://groups.google.com/group/comp.lang.java.machine/browse_frm/thread/fabd2c1dbb452ac5/a1c7b2a6bf9a9964?lnk=st&rnum=33&hl=en#a1c7b2a6bf9a9964

VLIW protocol theory link,
http://groups.google.com/group/comp.lang.java.programmer/browse_frm/thread/effd5c7014bc2303/028ab82ac81f0014?lnk=st&rnum=37&hl=en#028ab82ac81f0014

maw

---

0
cpu16x1832 (98)
6/9/2006 1:54:49 AM
comp.arch 7611 articles. 0 followers. carchreader (32) is leader. Post Follow

0 Replies
658 Views

Similar Articles

[PageSpeed] 41

Reply: