how to generate schematic from netlist?

  • Follow


Hi all,

How I can generate schematic from a given netlist in Virtuoso?

Cheers
Samiran
0
Reply Samiran 2/18/2010 4:44:58 AM

On Feb 18, 9:44=A0am, Samiran <samiran....@gmail.com> wrote:
> Hi all,
>
> How I can generate schematic from a given netlist in Virtuoso?
>
> Cheers
> Samiran

can anybody help please!!!!!!

cheers
Samiran
0
Reply Samiran 2/18/2010 10:06:27 AM


On Feb 18, 2:06=A0am, Samiran <samiran....@gmail.com> wrote:
> On Feb 18, 9:44=A0am, Samiran <samiran....@gmail.com> wrote:
>
> > Hi all,
>
> > How I can generate schematic from a given netlist in Virtuoso?
>
> > Cheers
> > Samiran
>
> can anybody help please!!!!!!
>
> cheers
> Samiran

What type of netlist do you have?    For CDL, you will use File--
>import-->CDL     for verilog, you need to
bring up the verilogXL tool from the "Tools" menu

Rick
0
Reply rick 2/18/2010 3:17:49 PM

On Feb 18, 8:17=A0pm, rick <ej...@pacbell.net> wrote:
> On Feb 18, 2:06=A0am, Samiran <samiran....@gmail.com> wrote:
>
> > On Feb 18, 9:44=A0am, Samiran <samiran....@gmail.com> wrote:
>
> > > Hi all,
>
> > > How I can generate schematic from a given netlist in Virtuoso?
>
> > > Cheers
> > > Samiran
>
> > can anybody help please!!!!!!
>
> > cheers
> > Samiran
>
> What type of netlist do you have? =A0 =A0For CDL, you will use File-->imp=
ort-->CDL =A0 =A0 for verilog, you need to
>
> bring up the verilogXL tool from the "Tools" menu
>
> Rick

Hi,

I am actually not aware of different types of netlist (e.g. as you are
telling CDL); But briefly my problem is -

I have a circuit consists of active-devices. After parsing the netlist
(netlist1) of that circuit, I am generating a netlist (netlist2) which
corresponds to the small-signal equivalent circuit of the actual
active-device based circuit. So netlist2 consists only resistances,
capacitances and voltage-controlled-current-sources (vccs). Now I want
to generate the schematic which corresponds to netlist2.

I am not aware how to do this. And again it will be great if you can
direct me how those importing is done.

Thanks,
Samiran

0
Reply Samiran 2/18/2010 4:48:39 PM

Hello Samiran,

i think you want to read this document:
transrefOA.pdf

Which is located in the doc directory of your local Cadence
installation directory.
<Cadence Inst Dir>/doc/transrefOA

In this document, you will find a chapter: Netlist import using
SpiceIn

I hope this will help you.

best,

bubu

> > > can anybody help please!!!!!!
>
> > > cheers
> > > Samiran
>
> > What type of netlist do you have? =A0 =A0For CDL, you will use File-->i=
mport-->CDL =A0 =A0 for verilog, you need to
>
> > bring up the verilogXL tool from the "Tools" menu
>
> > Rick
>
> Hi,
>
> I am actually not aware of different types of netlist (e.g. as you are
> telling CDL); But briefly my problem is -
>
> I have a circuit consists of active-devices. After parsing the netlist
> (netlist1) of that circuit, I am generating a netlist (netlist2) which
> corresponds to the small-signal equivalent circuit of the actual
> active-device based circuit. So netlist2 consists only resistances,
> capacitances and voltage-controlled-current-sources (vccs). Now I want
> to generate the schematic which corresponds to netlist2.
>
> I am not aware how to do this. And again it will be great if you can
> direct me how those importing is done.
>
> Thanks,
> Samiran

0
Reply bu 2/18/2010 11:08:08 PM

bu-bu wrote, on 02/18/10 23:08:
>> Hi,
>>
>> I am actually not aware of different types of netlist (e.g. as you are
>> telling CDL); But briefly my problem is -
>>
>> I have a circuit consists of active-devices. After parsing the netlist
>> (netlist1) of that circuit, I am generating a netlist (netlist2) which
>> corresponds to the small-signal equivalent circuit of the actual
>> active-device based circuit. So netlist2 consists only resistances,
>> capacitances and voltage-controlled-current-sources (vccs). Now I want
>> to generate the schematic which corresponds to netlist2.
>>
>> I am not aware how to do this. And again it will be great if you can
>> direct me how those importing is done.
>>
>> Thanks,
>> Samiran
>

In IC61X, you have File->Import->SPICE - this is more generic than the 
File->Import->CDL which was available in IC5141.

Regards,

Andrew.

0
Reply Andrew 2/19/2010 3:06:28 PM

On Feb 19, 8:06=A0pm, Andrew Beckett <andr...@DcEaLdEeTnEcTe.HcIoSm>
wrote:
> bu-bu wrote, on 02/18/10 23:08:
>
>
>
> >> Hi,
>
> >> I am actually not aware of different types of netlist (e.g. as you are
> >> telling CDL); But briefly my problem is -
>
> >> I have a circuit consists of active-devices. After parsing the netlist
> >> (netlist1) of that circuit, I am generating a netlist (netlist2) which
> >> corresponds to the small-signal equivalent circuit of the actual
> >> active-device based circuit. So netlist2 consists only resistances,
> >> capacitances and voltage-controlled-current-sources (vccs). Now I want
> >> to generate the schematic which corresponds to netlist2.
>
> >> I am not aware how to do this. And again it will be great if you can
> >> direct me how those importing is done.
>
> >> Thanks,
> >> Samiran
>
> In IC61X, you have File->Import->SPICE - this is more generic than the
> File->Import->CDL which was available in IC5141.
>
> Regards,
>
> Andrew.

I have tried importing the netlist through File > Import > CDL...
option. But I got an error. the error msg written in ni.log file is:

############################################
ERROR (CDLIN-32): The option refLibList is not specified in the
options file /tmp/cdlInParf03455. This option is
needed to specify the list of reference libraries for master cells.

Usage error.


I provided  "CDL Netlist File" & "Output Library Name" as input and
didn't enter anything for "Parameter File", "Top Cell", "Reference
Library List" or "Device-map File". Is this causing the problem? Also
please let me know what exactly is referred to by "Reference Library
List"?
0
Reply Samiran 2/22/2010 10:25:02 AM

Samiran wrote, on 02/22/10 10:25:
> On Feb 19, 8:06 pm, Andrew Beckett<andr...@DcEaLdEeTnEcTe.HcIoSm>
> wrote:
>> bu-bu wrote, on 02/18/10 23:08:
>>
>>
>>
>>>> Hi,
>>
>>>> I am actually not aware of different types of netlist (e.g. as you are
>>>> telling CDL); But briefly my problem is -
>>
>>>> I have a circuit consists of active-devices. After parsing the netlist
>>>> (netlist1) of that circuit, I am generating a netlist (netlist2) which
>>>> corresponds to the small-signal equivalent circuit of the actual
>>>> active-device based circuit. So netlist2 consists only resistances,
>>>> capacitances and voltage-controlled-current-sources (vccs). Now I want
>>>> to generate the schematic which corresponds to netlist2.
>>
>>>> I am not aware how to do this. And again it will be great if you can
>>>> direct me how those importing is done.
>>
>>>> Thanks,
>>>> Samiran
>>
>> In IC61X, you have File->Import->SPICE - this is more generic than the
>> File->Import->CDL which was available in IC5141.
>>
>> Regards,
>>
>> Andrew.
>
> I have tried importing the netlist through File>  Import>  CDL...
> option. But I got an error. the error msg written in ni.log file is:
>
> ############################################
> ERROR (CDLIN-32): The option refLibList is not specified in the
> options file /tmp/cdlInParf03455. This option is
> needed to specify the list of reference libraries for master cells.
>
> Usage error.
>
>
> I provided  "CDL Netlist File"&  "Output Library Name" as input and
> didn't enter anything for "Parameter File", "Top Cell", "Reference
> Library List" or "Device-map File". Is this causing the problem? Also
> please let me know what exactly is referred to by "Reference Library
> List"?

Almost certainly you'll need to provide a library containing the transistor, 
resistor, capacitor etc symbols, and a device map file to tell it how to map 
devices in the CDL netlist to components in the library.

Please read the documentation - it's in the 
<ICinstDir>/doc/transref/transref.pdf document.

Regards,

Andrew.

0
Reply Andrew 2/23/2010 8:49:40 AM

7 Replies
1356 Views

(page loaded in 0.085 seconds)

Similiar Articles:













7/25/2012 7:53:50 AM


Reply: