US-TX-Austin: Staff Design Eng., Analog Design, CMOS, D/A, A/D, DSP, Verilog (45335232407)

  • Follow


US-TX-Austin: Staff Design Eng., Analog Design, CMOS, D/A, A/D, DSP, Verilog (45335232407)
==========================================================================================

Position:     Staff Design Eng.
Reference:    SMC01554
Location:     Austin TX
Duration:     C-P

Skills:       Seasoned analog design engineer having a proven track record
              of designing CMOS analog circuits and chips.
              Specific emphasis on D/A and A/D converters.
              Proven skills in switched capacitor circuit design at block
              and sub-circuit levels.
              Some DSP background.
              Basic logic design.
              Use of general integrated circuit design tools including
              schematic capture, matlab, transistor level simulation,
              Verilog, LVS and DRC.
              Prior experience with mixed signal video is a big plus.


Scope:        Develop analog and mixed-signal integrated circuits for
              industrial and consumer video applications. Will perform
              detailed transistor level circuit design, coupled with
              architectural design, behavioral modeling, simulation and
              overall layout direction for the circuits. Responsibilities
              include the design of CMOS analog blocks, mostly for data
              converters (ADC, DAC) together with their associated signal
              conditioning circuits. This includes chip level architecture
              development, sub-circuit partitioning, implementation,
              layout supervision ,characterization and debug, and chip
              verification effort. Good chip-level debugging and general
              laboratory skills and are also required.


Please send your current resume in confidence to <staffing@eurosoft-inc.com>

..45335232407.
0
Reply Req-comp.jobs.computer (5419) 12/12/2004 3:15:27 PM


0 Replies
62 Views

(page loaded in 0.087 seconds)

9/2/2012 6:08:09 PM


Reply: