f



VCS compile error??

Dear all,
I am using VCS to compile my deisgn, but I find the error as follows,
------------------------------------------------------------------------------------------------
Top Level Modules:
       tb_top_mix_vlog
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
2 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is
necessary.
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386 -Wl,-E,-rpath
/usr/synopsys/VCS-X-2005.06-6/redhat30/lib
-Wl,--version-script,/usr/synopsys/VCS-X-2005.06-6/redhat30/lib/ovasim_sc.version
-m32  nltE_1_d.o 2U8l_1_d.o SIM_l.o 5NrI_d.o 5NrIB_d.o
libvhdl_object.o
/usr/synopsys/VCS-X-2005.06-6/redhat30/lib/libvirsim.a
/usr/synopsys/VCS-X-2005.06-6/redhat30/lib/libvcsfnew.so
/usr/synopsys/VCS-X-2005.06-6/redhat30/lib/vcs_main.o
/usr/synopsys/VCS-X-2005.06-6/redhat30/lib/libscsim_static.a
/usr/synopsys/VCS-X-2005.06-6/redhat30/lib/libcm_vcsd.a
/usr/synopsys/VCS-X-2005.06-6/redhat30/lib/libBA.a     -lncurses
-L/usr/synopsys/VCS-X-2005.06-6/redhat30/lib -lvhpi-O -lhdlxmr
-L/usr/X11R6/lib -lX11 -ldl
/usr/synopsys/VCS-X-2005.06-6/redhat30/lib/ctype-stubs_32.a -ldl  -lc
-lm -ldl
/usr/bin/ld: cannot find -lX11
collect2: ld returned 1 exit status
make: *** [product_timestamp] Error 1
Make exited with status 2
-------------------------------------------------------------------------------------------------------------
Does anyone have any idea on how this could happen ?

0
akun
1/5/2006 9:50:02 AM
comp.lang.verilog 3837 articles. 2 followers. Post Follow

2 Replies
2647 Views

Similar Articles

[PageSpeed] 34

"akun" <akun.cheng@yahoo.com.tw> writes:

> -L/usr/X11R6/lib -lX11 -ldl
> /usr/synopsys/VCS-X-2005.06-6/redhat30/lib/ctype-stubs_32.a -ldl  -lc
> -lm -ldl
> /usr/bin/ld: cannot find -lX11


It seems like you don't have libX11.so in /usr/X11R6/lib.

Petter
-- 
A: Because it messes up the order in which people normally read text.
Q: Why is top-posting such a bad thing?
A: Top-posting.
Q: What is the most annoying thing on usenet and in e-mail?
0
Petter
1/5/2006 1:21:07 PM
You can remove -lX11 option and try again.

Nandy
www.nandigits.com
Netlist Debug/ECO in GUI mode.

0
nandigits
1/7/2006 4:02:44 AM
Reply:

Similar Artilces:

VCS compile Error
I am using mixed hdl option -mhdl and +vhdllib<lib name> options in VCS simulator..I am getting an error " DONT KNOW HOW TO MAKE TARGET libvhdl_object.o Make exited with status 1" please help me in solving this You may want to try a VHDL newsgroup. This group is focused on Verilog. Venkia wrote: > I am using mixed hdl option -mhdl and +vhdllib<lib name> options in VCS > simulator..I am getting an error " DONT KNOW HOW TO MAKE TARGET > libvhdl_object.o Make exited with status 1" please help me in solving > this Hi, 2 suggestions: 1. Contact sim_support@synopsys.com 2. Send me a small enoguh example, I may be able to try and get it resolved. Regards Ajeetha, CVC Venkia wrote: > I am using mixed hdl option -mhdl and +vhdllib<lib name> options in VCS > simulator..I am getting an error " DONT KNOW HOW TO MAKE TARGET > libvhdl_object.o Make exited with status 1" please help me in solving > this "Venkia" <venkatakris@yahoo.com> writes: > I am using mixed hdl option -mhdl and +vhdllib<lib name> options in VCS > simulator..I am getting an error " DONT KNOW HOW TO MAKE TARGET > libvhdl_object.o Make exited with status 1" please help me in solving > this Sounds like something got corrupted and make is confused. Try to (do a backup first) remove the csrc and simv.daidir directories and the simv executable and then rer...

[compilation error] debugging this error message "Object() in java.lang.Object cannot be applied to"
Hi,I have a class called Device that instantiates another class DbMoneyin this manner:=== return new DbMoney( money, hardware.getName() );===1) Both are in the same package, i.e. my.IMoney & my.Device2) When I compile them, javac complains with the error:Object() in java.lang.Object cannot be applied to (my.IMoney,java.lang.String) return new DbMoney( money, hardware.getName() ) ^Q) My arguments to the DbMoney constructor match that of its declaredmethod parameters. So that can't be the problem. What am I doingwrong ?Gavin On Mar 28, 3:25 pm, "Gavin&...

Error during Verilog-AMS Compilation
Dear All, I am getting the following error whenever I am trying to compile a Verilog-AMS block in Cadence. The error is as follows: ncvlog: 08.20-s023: (c) Copyright 1995-2010 Cadence Design Systems, Inc. DEFINE c7lite5vhd_ms $PROCESS_RELEASE/cmos7_5v/symbols/current/ c7lite5vhd_ms | ncvlog: *W,DLCPTH (/research2/debjit/CadTools/TechLib/designPackages/ cmos7_5v/current/tools/ace/public/cmos7_5v_50/release/cmos7_5v/setup/ libraryPath/current/cds.lib,23): cds.lib Invalid path '/research2/ debjit/CadTools/TechLib/designPackages/cmos7_5v/current/tools/ace/ public/cmos7_5v_50/release/cmos7...

Error 8 Compilation Error. File permission error or DMA hardware error detected
I just upgraded my Labview code to Labview 8.5 from LV8.2.1 Then I tried to compile&nbsp;my code to get an .exe file I keep getting the following error, &nbsp; Visit the Request Support page at ni.com/ask to learn more about resolving this problem. Use the following information as a reference: Error 8 occurred at Write to Text File in AB_Engine_Update_INI_Header.vi-&gt;AB_Application.lvclass:Create_INI_File.vi-&gt;AB_Application.lvclass:Copy_Files.vi-&gt;AB_Build.lvclass:Build.vi-&gt;AB_EXE.lvclass:Build.vi-&gt;AB_Build.lvclass:Build_from_Wizard.vi-&gt;AB_UI_FR...

Help! Verilog compile error on modelSim
Hi, I'm stuck in a situation that I don't understand and need some help. From a Verilog module, called 'abc.v', I instantiated another module, 'def.v'. While compiling 'abc.v' using ModelSim 5.8c, I got an error message as follows: # ** Error: C:/ ..... abc.v(28): Undefined variable: def I don't understand it because 'b.v' module is in the same project with 'abc.v' and it has passed its own testbench. and it seems that 'a.v' does not 'know' that 'def.v' is another module. Below is abc.v file. ================================== module abc (Sx_val, Sx_exp, Sa, Sb); output [7:0] Sx_val, Sx_exp; input [7:0] Sa, Sb; wire [7:0] Sa, Sb; reg [7:0] Sa_temp, Sb_temp; reg [7:0] alpha_table; always @ (Sa or Sb) begin if (Sa==0) begin Sx_val = 8'h00; Sx_exp = 8'h10; end //if else begin if (Sb==0) begin Sx_val = 8'h00; Sx_exp = 8'h10; end end //else def E1 (.exp_val(Sa_temp), .index(Sa)); def E2 (.exp_val(Sb_temp), .index(Sb)); Sa_temp = Sa_temp + Sb_temp; if (Sa_temp >= 15) Sa_temp = Sa_temp+1; Sa_temp = Sa_temp & 8'h0F; ghi A1 (.alpha_val(Sb_temp), .Sa_temp(index)); Sx_val = Sa_temp; Sx_exp = Sa_temp; end //always endmodule ================================== is there anyone who've had a same situation? any comment on this will be appreciated. Thanks, Thomas ...

run verilog vcs compilation in vim
Hi, Gurus: I want to run vcs verilog compilation directly inside vim. Do you know how to do that? There must be vim script handle that. Thanks Jeff ...

.xco file and vcs verilog compiler
I have a Xilinx design that uses mainly verilog RTL and some .xco file for coregen FIFOs and such. I am using vcs compiler from synopsys. This compiler does not recgonize the xco files. Is there any way I can convert .xco file into verilog file using Xilinx coregen? I do not know why this shareware design does not provide the verilog file for coregen fifo and instead it has the .xco file. Is there any advantage in doing so? It will be great if I can convert the .xco file into .v for vcs verilog simulation. vcs compiler is able to compile the xilinx primitves .v files provided by Xilinx. Tha...

FFT error (compiler error?)
Hi, My FFT function suddenly stopped working, even trying a simple input it returns the following error: EDU>> fft(zeros(1,128)) libmwfftw: load error: dlsym(0x125219ba0, fftw_plan_guru64_dft): symbol not found Caught "std::exception" Exception message is: dlsym(0x125219ba0, fftw_plan_guru64_dft): symbol not found I'm running MATLAB 7.12.0 (R2011a), on a Mac OS X Version 10.7.5. Any idea how to fix this? I tried recompiling FFTW 3.3.3, but I still get the error. Cheers, Mathieu "Mathieu " <matt.turtles@gmail.com> wrote in message news:lcbp14$mjs$1@newscl01ah.mathworks.com... > Hi, > > My FFT function suddenly stopped working, even trying a simple input it > returns the following error: > > EDU>> fft(zeros(1,128)) > > libmwfftw: load error: dlsym(0x125219ba0, fftw_plan_guru64_dft): symbol > not found > Caught "std::exception" Exception message is: > dlsym(0x125219ba0, fftw_plan_guru64_dft): symbol not found > > I'm running MATLAB 7.12.0 (R2011a), on a Mac OS X Version 10.7.5. > > Any idea how to fix this? I tried recompiling FFTW 3.3.3, but I still get > the error. What change (if any) did you make to the system or to MATLAB between the last time that command worked and the first time it threw the error? Did you try changing the FFT library that MATLAB uses? [Your comment about recompiling FFTW suggests to me that you...

need help! Verilog compile error on modelSim
Hi, I'm stuck in a strange situation question and need halp. From a Verilog module, called 'a.v', I instantiated another module, 'b.v'. While compiling 'a.v' using ModelSim 5.8c, I got an error message as follows: # ** Error: C:/ ..... a.v(28): Undefined variable: b I don't understand it because 'b.v' module is in the same project with 'a.v' and it has passed its own testbench. and it seems that 'a.v' does not "know" that 'b.v' is another module. is there anyone who've had same situation? any comment on this will be appreciated. Thanks, Thomas "thomasc" <altecsplinter@hotmail.com> wrote in message news:b8ad0808c0ba906a0e98dfc5d7e44bf1@localhost.talkaboutprogramming.com... > Hi, > I'm stuck in a strange situation question and need halp. > > From a Verilog module, called 'a.v', I instantiated another module, 'b.v'. > While compiling 'a.v' using ModelSim 5.8c, I got an error message as > follows: > > # ** Error: C:/ ..... a.v(28): Undefined variable: b > > I don't understand it because 'b.v' module is in the same project with > 'a.v' and it has passed its own testbench. and it seems that 'a.v' does > not "know" that 'b.v' is another module. > > is there anyone who've had same situation? > any comment on this will...

configure: error --- compile error
can u help me and guide a litte bit? please. [root@home cyrus-imapd-2.1.15]# ./configure creating cache ./config.cache checking host system type... i686-pc-linux-gnu checking for makedepend... /home/auser/cyrus-imapd-2.1.15/tools/not-mkdep configure: warning: Makedepend is not installed on this system. You should compile and install the version from the makedepend subdirectory. checking for gcc... gcc checking whether the C compiler (gcc ) works... yes checking whether the C compiler (gcc ) is a cross-compiler... no checking whether we are using GNU C... yes checking whether gcc accepts...

Compilation error with seperate compilation
Can anyone help me with the following problem When i compile a program which is devided in three files and i compile with GCC i'm getting the follwong error However when i put it in one file it conpiles and runs perfectly So it has probaly something to do with the includes , but i do not see what Many regards Nico Heiligers **** Build of configuration Debug for project acc **** **** Internal Builder is used for build **** g++ -O0 -g3 -Wall -c -fmessage-length=0 -oreadadfile.o .. \readadfile.cpp In file included from ..\readadfile.cpp:1: ...\adfile.h:12: error: ISO C++ forbids declaration ...

Compilation error while compile mysql
Hi If anyone can help me figure the following error so that i can get mysql installed. Any help would be greatly appreciated. Thanks in advance. source='sql_lex.cc' object='sql_lex.o' libtool=no \ depfile='.deps/sql_lex.Po' tmpdepfile='.deps/sql_lex.TPo' \ depmode=gcc3 /bin/bash ../depcomp \ gcc -DMYSQL_SERVER -DDEFAULT_MYSQL_HOME="\"/usr/local/mysql\"" -DDATADIR="\"/usr/local/mysql/var\"" -DSHAREDIR="\"/usr/local/mysql/share/mysql\"" -DHAVE_CONFIG_H -I. -I. -I.. -I../innobase/include -I./../includ...

Compiling a kernel... a compiler error!
OK, I am compiling a home-brew kernel. At the beginning, it was all Assembly, and ld.exe performed perfectly for linking. However,when I added some standard c code, I got an error which I can't resolve. First of all, here are my calls. BTW, NASM is the Assembly compiler: C:\djgpp\bin\gcc.exe -Wall -O -fstrength-reduce -fomit-frame-pointer -finline-functions -nostdinc -fno-builtin -I./include -c -o main.o main.c C:\Osdever\NASM\nasm.exe -f aout -o start.o start.asm C:\djgpp\bin\ld.exe -T link.ld -o kernel.bin start.o main.o And here is the error from gcc.exe: In file included from &l...

compiling plpython compilation error
Hi all. Im having a hard time trying to compile the plpython package. This is the error make gives me: gherzig@vdb:/usr/local/src/postgresql-8.2.5/src/pl/plpython> make gcc -O2 -Wall -Wmissing-prototypes -Wpointer-arith -Winline -Wdeclaration-after-statement -Wendif-labels -fno-strict-aliasing -fpic -shared -Wl,-soname,libplpython.so.0 plpython.o -L/usr/lib/python2.5/config -L../../../src/port -lpython2.5 -lpthread -ldl -lutil -lm -Wl,-rpath,'/usr/lib/python2.5/config' -o libplpython.so.0.0 /usr/lib64/gcc/x86_64-suse-linux/4.2.1/../../../../x86_64-suse-linux/bin/ld: /usr/lib...

Compilation errors with aCC compiler
Hi, I am getting compilation error in folloing situation: Here, I am giving sample piece of code. a.h: ------- extern int g_switch; ------ in "a.c", g_switch = 0; it is giving following error: Error 173: "a.c", line 19 # Redefined symbol 'g_switch'; previously defined at ["../../include/a.h", line 3]. But this code is working fine in all other systems like Suse, Solaris and Windows. System information : HP-UX C3600 B.11.00 U 9000/785 2003506592 unlimited-user license aCC version : aCC: HP ANSI C++ B3910B A.03.55 Please let me know if any c...

Compilation order of verilog files in NCVerilog/VCS simulator to choose the dealy mode
Hi.. Recently, I started learning to do timing simulation using NCVerilog and VCS simulator. I have the following problem of specifying the correct delay mode compiler directive.. In the testbench, I specified `delay_mode_distributed and in the DUT (design under test) I specified `delay_mode_path (The sdf file is called using $sdf_annotate in DUT)... With this set up , my understanding is that, the testbench should execute under distributed delay; and the DUT should execute under path delay; If that is true, then I have the following strange observation: During compilation of verilog file...

Compilation order of verilog files in NCVerilog/VCS simulator to choose the dealy mode
Hi.. Recently, I started learning to do timing simulation using NCVerilog and VCS simulator. I have the following problem of specifying the correct delay mode compiler directive.. In the testbench, I specified `delay_mode_distributed and in the DUT (design under test) I specified `delay_mode_path (The sdf file is called using $sdf_annotate in DUT)... With this set up , my understanding is that, the testbench should execute under distributed delay; and the DUT should execute under path delay; If that is true, then I have the following strange observation: During compilation of verilog file, If I first compile testbench; and then compile DUT....Then there is no problem..The testbench is executed with distributed delay; and DUT with path delay... But, if we compile, DUT first; and then Testbench...In this case, the DUT is also executed under distributed mode instead of path mode...This is kind of wierd... If anyone of you know the solution for this..please do let me know..It will be of great help... Please, let me know if I need to provide any other information.. Thanks, Kesav.. ...

How to identify verilog compiler at compile-time?
How do I put compile-time switches into my Verilog source code so that it compiles different stuff depending on which compiler I'm using? I thought this would be easy, like in C where I say "#ifdef __MSVC__" or "#ifdef __GNUC__", but I can't find any unique pre-defined values in the Verilog compilers that I'm using (ModelSim, Synplify Pro, and Xilinx XST). Maybe I just haven't found the right manual page. Gammaburst asked: > How do I put compile-time switches into my Verilog source code so that > it compiles different stuff depending on which compiler I'm using? As far as I know, you can't, at least not reliably. There is nothing in the standard that suggests that an implementation specific `define should be generated by any simulator or synthesis tool, and I'm not aware of any `define's being defined that serve that purpose. Now, despite the vendors not generally providing such a feature, many vendors provide a way of defining "on the command line" (or in some equivalent fashion, e.g. in a header file found via a search rule) a way of defining your own "compiler specific" includes. The next question is why would you want to do that? Are you using different synthesis tools and you have different specific cell instantiations that you use to make your model generate the right gates? Or are you using different simulators and trying to work around different corner case...

I get compile errors when compiling this class
I am trying to compile a string class which was working before but subsequent attempts to make it more 'object orientated' (privatizing the member variables and implenting query functions) it refuses to compile in Visual C++. Here is the code: http://www.rbf.org.uk/xstring.h When compiling I get the following: \xstring.h(87) : error C2662: 'query_length' : cannot convert 'this' pointer from 'const class string' to 'class string &' Conversion loses qualifiers \xstring.h(101) : error C2662: 'query_length' : cannot convert 'this' pointer from 'const class string' to 'class string &' Conversion loses qualifiers \xstring.h(114) : error C2662: 'query_length' : cannot convert 'this' pointer from 'const class string' to 'class string &' Conversion loses qualifiers \xstring.h(126) : error C2662: 'query_value' : cannot convert 'this' pointer from 'const class string' to 'class string &' Conversion loses qualifiers \xstring.h(138) : error C2662: 'query_value' : cannot convert 'this' pointer from 'const class string' to 'class string &' Conversion loses qualifiers \xstring.h(153) : error C2662: 'query_length' : cannot convert 'this' pointer from 'const class string' to 'class string &' Conversion loses qualifiers \xst...

transform
Hi, I get a compiler error when trying to use std::transform to iteratate/modify a list. If I write the same code by hand, it compiles fine. Am I misusing transform, or is this a compiler bug? The types involved are complex templates, but I don't think this should have any bearing on things. ------------------------------- const UserIFSeq& uList; UserIFSeq::const_iterator i; UserISeq users; // // Compiles Fine. // for (i = uList.begin(); i != uList.end(); i++) users.push_back(UserIPrx::uncheckedCast(*i)); // // Produces Error. // std::transform(uList.begin(), uList...

#SERVER ERROR: Error while Compiling # FPGA
It seems like I can't compile&nbsp;my FPGA vi to the pci7831r anymore, I get the message "#SERVER ERROR:&nbsp;&nbsp;&nbsp; Error while Compiling&nbsp; #" when I try to do that. Is there anyone that knows anything about this problem. Recently i have also installed a 6259 Ni-daq device and I want to use it paralel with my FPGA device, could maybe this&nbsp;be the problem? I have attached&nbsp;two pictures of the messages I recieve when I try to compile my program. &nbsp; Thanks in advance &nbsp; /trajkan&nbsp; 1.JPG: http://forums.ni.com/at...

Error 10170 syntax error during compilation
I am new to verilog. It gives a compilation error for the if statement. Could someone help me out by pointing out my mistake?. reg [2:0] next_state, current_state; parameter reset_state = 3'b000; always @(posedge clock) case (datain) 0: { if (current_state == reset_state) begin { next_state = reset_state; } end This is a part of code that I have written. It gives the following error Error (10170): Verilog HDL syntax error at seqdet.v(24) near text "if"; expecting an identifier ("if" is a reserved keyword ), or a number, or a system task, or "(", or "{", or unary operator, current_state is of register type and reset_state has been intialized to 3'b000 using parameter statement. Thanks, Aravind Jughead wrote: > I am new to verilog. It gives a compilation error for the if statement. > Could someone help me out by pointing out my mistake?. > > reg [2:0] next_state, current_state; > parameter reset_state = 3'b000; > > always @(posedge clock) > case (datain) > 0: > { > if (current_state == reset_state) > begin > { > next_state = reset_state; > } > end > > This is a part of code that I have written. It gives the following > error > > Error (10170): Verilog HDL syntax error at seqdet.v(24) near...

Compiling error... not sure how to address the errors
Hi, Im new here and fairly new to vhdl. Im designing a simple register bank= .. My main issue is handling the integers in a case statement. I think I am = missing something, but I don't know what. Im using ModelSim to code. Here i= s my code. You can paste it in a program and try to compile to see the erro= r I am getting, but I am going to post the errors, in case you dont have th= e program. Thanks: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity RegBank16x8 IS=20 port( clk : IN std_logic; writeEnable : IN std_logic; w_bk_aluop_reg : IN std_logic_vector = (7 downto 0); rdx_decoder_reg , rdy_decoder_reg : IN std_logic_vector = (3 downto 0); rx_reg_alu, ry_reg_mux : OUT std_logic_vector= (7 downto 0); wr_sp_e_reg_scratchpad : IN std_logic =20 ); end RegBank16x8; architecture RegisterBank of RegBank16x8 is=20 --type register_array is array(0 to 15) of std_logic_vector(7 downto 0); --signal reg : register_array; =20 signal reg0 : std_logic_vector(7 downto 0) :=3D "01111000"; signal reg1 : std_logic_vector(7 downto 0) :=3D "00010100"; signal reg2 : std_logic_vector(7 downto 0) :=3D "00010000"; signal reg3 : std_logic_vector(7 downto 0) :=3D "00000...

.ASM compile error in 64bit compiler
Error Message: error A2230: x87 and MMX instructions disallowed; legacy FP state not saved in Win64 the instruction is : fld DWORD PTR [esp+4] why even this simple instruction can not pass compile? Anybody can help? >the instruction is : fld DWORD PTR [esp+4] > >why even this simple instruction can not pass compile? > >Anybody can help? Yes - all the information is given in the error message: >Error Message: >error A2230: x87 and MMX instructions disallowed; legacy FP state not >saved in Win64 You need some additional information, though: Since SSE and ...

Web resources about - VCS compile error?? - comp.lang.verilog

Compile time - Wikipedia, the free encyclopedia
In computer science , compile time refers to either the operations performed by a compiler (the "compile-time operations"), programming language ...

Information Is Power: Facebook Develops ThreatData To Compile Data On Web Threats
Part of being able to combat malware, phishing, and other online threats is gathering and consolidating as much data on those threats as possible, ...

Credit Suisse compiles yuan winners and losers list: report
... the lowers. A list of Australian winners and losers from the decision by China’s government to devalue the renminbi has reportedly been compiled ...

Beijing residents compile own death toll in flooding
Beijing residents fed up with a lack of official updates are compiling their own death tolls for last weekend's deadly floods in the capital, ...

New report compiles 25 years of UFO sightings in Canada
A Winnipeg group called Ufology Research has compiled and analyzed reported sightings of UFOs across Canada over the last 25 years.

China to compile new edition of cancer atlas
China to compile new edition of cancer atlas People's Daily Online ... Chinese Academy of Sciences and Chinese Center for Disease Control and ...

Googlers compile holiday search tips in rap video to help Santa with flight
Google is in full holiday swing (what, you haven't heard?). They just posted, on YouTube, a rap video that was put together by its employees, ...

Popular Dating Site Compiles 15 Stupid Reasons To Date A Lawyer
A new listicle describes a really horrible person to date and then says, "We think lawyers are probably this awful, go date them!"

Author Compiles Lively L.A. Times History Lesson
Long before Eli Broad , Rupert Murdoch and people willing to pay $140 million for the Las Vegas Review-Journal, there was Harrison Gray Otis ...

Japan, China compile written pledge to improve ties ahead of summit
Japan and China reached a rare written agreement on Nov. 7 to improve relations strained by a territorial dispute over the Senkaku Islands in ...

Resources last updated: 3/6/2016 2:36:11 PM