metastability - comp.lang.vhdl

Chris, To do this the tool would have to create timing paths, redundant to what synthesis and PAR tools do. What you really need to do is design your code with fan-out and delay in mind. Timing reports from PAR and synthesis provide visibility into timing issues (most of the time) and will be more reliable than something second guessing your design from a design entry point of view. "Chris" <Chris@nospam.com> wrote in message news:bu8qas$v0k$1@news8.svr.pol.co.uk... > Do any programs exist which can analyze VHDL code and predict any problems > with metastability? > >

"Chris" <Chris@nospam.com> writes: > Do any programs exist which can analyze VHDL code and predict any problems > with metastability? Novas' nLint comes to mind. It checks whether registers in different clock domains are connected back-to-back and reports a violation if it could find any of the common synchronizer structures. You can also tell it about your own synchronizer modules, which will then be looked for. That's to cover the most common case. Best regards, Marcus -- Marcus Harnisch | Mint Technology, a division of LSI Logic marcus_harnisch@mint-tech.com | 200 West Street, Waltham, MA 02431 Tel: +1-781-768-0772 | http://www.lsilogic.com

Marcus Harnisch <marcus_harnisch@mint-tech.com> writes: > Novas' nLint comes to mind. It checks whether registers in different > clock domains are connected back-to-back and reports a violation if it > could find any of the common synchronizer structures. ^^^^^ could not I sure you got that, but still... -- Marcus Harnisch | Mint Technology, a division of LSI Logic marcus_harnisch@mint-tech.com | 200 West Street, Waltham, MA 02431 Tel: +1-781-768-0772 | http://www.lsilogic.com

Chris wrote: > Do any programs exist which can analyze VHDL code and predict any problems > with metastability? Guess you should be a bit more specific on what you mean ... Do you really mean 'metastability' ? This being a physical phenomenon , there's no way to predict this on the VHDL (logical) level. Or are you referring to - as other posters are interpreting it - predicting trouble because I was sloppy in synchronizing ? There all major EDA vendors have something in their portfolio to help you ... -- Jos De Laender

I'd like to add that I don't think it is a good idea to try to predict place/route results at the logical level. Think about how a tool would have to do this. It's best to read STA reports and design with timing in mind. I'm sure the market may see the demand for a tool and try to fill it, I'm skeptical as to the trustworthiness of the results.

Similiar Articles:

metastability - comp.lang.vhdl
Do any programs exist which can analyze VHDL code and predict any problems with metastability? ...

Reset asynchronous assertion synchronous deassertion - comp.arch ...
Metastability arises from trying to change a FF's state with insufficient energy; if there's no possibility of a state change, there's no metastability.

Free online FIR design tool - comp.dsp
metastability - comp.lang.vhdl Free online FIR design tool - comp.dsp metastability - comp.lang.vhdl Free online FIR design tool - comp.dsp metastability - comp.lang.vhdl ...

how to do a 1 to 4 demultiplexer in vhdl? - comp.lang.vhdl ...
metastability - comp.lang.vhdl how to do a 1 to 4 demultiplexer in vhdl? - comp.lang.vhdl ... metastability - comp.lang.vhdl Do any programs exist which can analyze VHDL ...

creating simple digital logic circuit simulator - comp.lang.c++ ...
metastability - comp.lang.vhdl creating simple digital logic circuit simulator - comp.lang.c++ ... metastability - comp.lang.vhdl creating simple digital logic circuit ...

change a clock to pulse in vhdl - comp.lang.vhdl
... vending machine - comp.arch.fpga ... change a clock to pulse in vhdl - comp.lang.vhdl Simulation of VHDL code for a vending machine - comp.arch.fpga ... for metastability ...

Regulator for Spartan 2 - comp.arch.fpga
Maybe there is som metastability improvmenet technique incorporated. Do the FF IC:s have clock enable? If not, that could be done by using combinatorial clocks.

Simulation of VHDL code for a vending machine - comp.arch.fpga ...
You'll need some logic for metastability and to create a one clock-wide pulse to your state machine. You can do something like this for a testbench: =3D=3D=3D=3D ...

Metastability - Wikipedia, the free encyclopedia
Metastability (a long lived but not truly indefinite stability) describes the extended duration of certain equilibria acquired by complex systems when leaving their ...

Metastability in electronics - Wikipedia, the free encyclopedia
Metastability in electronics is the ability of a digital electronic system to persist for an unbounded time in an unstable equilibrium or metastable state. In ...

7/22/2012 5:40:29 PM