NCO DESIGN

Hi everybody,

I would like to implement a NCO (Numerical Controlled Oscillator).

The output is a square wave. The reference clock is 352 MHz.
I want the output varies by step of 2,841ns around a 22MHz square signal.

What is the simplest way to implement it :

if rising_edge(clk_ref) then
  count <= count + 1 + in;
end;

if (count>=16) then 
  output <= 1;
  count <= 0;
else
  output <= 0;
end;
0
patrick
5/5/2004 1:48:56 PM
comp.lang.vhdl 6336 articles. 14 followers. Post Follow

1 Replies
402 Views

Similar Articles

[PageSpeed] 12
patrick.melet@dmradiocom.fr (Patrick) wrote in message news:<54b3002.0405050548.40d8eb56@posting.google.com>...
> Hi everybody,
> 
> I would like to implement a NCO (Numerical Controlled Oscillator).
> 
> The output is a square wave. The reference clock is 352 MHz.
> I want the output varies by step of 2,841ns around a 22MHz square signal.
> 
> What is the simplest way to implement it :
> 
> if rising_edge(clk_ref) then
>   count <= count + 1 + in;
> end;
> 
> if (count>=16) then 
>   output <= 1;
>   count <= 0;
> else
>   output <= 0;
> end;

I am no expert on NCOs, but here is a good website for the basic
theory of operation.  It will not tell you the best way to implement a
VHDL design.  I expect this depends on your target device.  You can
also download a simulator if you wish.

Charles

http://www.geocities.com/CapeCanaveral/5611/dds.html
0
charles
5/10/2004 12:24:55 PM
Reply:
Similar Artilces:

US-TX-Austin: Sr. SoC Design Eng., ASIC design expert, Deep Sub-micron design; P (45315614401)
US-TX-Austin: Sr. SoC Design Eng., ASIC design expert, Deep Sub-micron design; P (45315614401) ============================================================================================== Position: Sr. SoC Design Eng. Reference: SMC01500 Location: Austin TX Duration: Perm Skills: MS in EE or MS in Computer Engineering. 5 to 10 years experience. Must have proven expertise in ASIC design and a firm grasp of all aspects of Deep Sub-micron design flow, including physical design. Scope: ASIC des...

US-TX-Austin: VLSI Circuit Designer, 5+yrs exp CMOS design, DSP design; DH (45335814408)
US-TX-Austin: VLSI Circuit Designer, 5+yrs exp CMOS design, DSP design; DH (45335814408) ======================================================================================== Position: VLSI Circuit Designer Reference: SMC01756 Location: Austin TX Duration: DH Skills: BSEE (MSEE preferred). 5+yrs exp in CMOS custom circuit design. Microprocessor or DSP design experience. Core skills must include high performance custom circuit design and should include experience in one or more of the fo...

(860) US-CT-Middletown: Network Design Engineer (39275)
********************************************************************** This job posting is brought to you by ISHUNTER.COM, offering computer jobs for programmers, engineers, systems analysts, network administrators and other high technology professionals. Search over 3,000 IS/IT jobs in the United States by clicking on http://www.ISHunter.com ********************************************************************** Title ...... Network Design Engineer Skills ..... netbios tcp/ip UDP windows 2000 network engineer Location ... Middletown, CT Area Code .. 860 Term .........

US-TX-Austin: DSP Algorithim Developer, Design/develop embedded systems, C; Perm (45340514411)
US-TX-Austin: DSP Algorithim Developer, Design/develop embedded systems, C; Perm (45340514411) ============================================================================================== Position: DSP Algorithim Developer Reference: SMC01902 Location: Austin TX Duration: perm Skills: REQUIREMENTS: Minimum 7 years design and development on algorithms for embedded systems. Expert C programmer Expert assembly programmer Core developer on at least 3 audio, video, or still image ...

US-TX-Austin: ASIC Design Eng., Exp. Design IC's, Verilog/VHDL, Synthesis; Perm (45327132403)
US-TX-Austin: ASIC Design Eng., Exp. Design IC's, Verilog/VHDL, Synthesis; Perm (45327132403) ============================================================================================= Position: ASIC Design Eng. Reference: SMC01701 Location: Austin TX Duration: Perm Skills: BSEE + 7 years of experience designing IC's using Verilog or VHDL. Strong knowledge of synthesis. Working knowledge of USB, UTMI, and PCI protocols. Verification background. Knowledge of Assertion based verif...

Univeristy of Massachusetts Lowell/Analog Devices Inc. Design Competition
2005 UML � ADI First Regional Contest April 2, 2005 Hosted by: University of Massachusetts Lowell Sponsored by: Analog Devices and UMASS Lowell The Design of a SHARC-Based Assistive Listening Device The full description of the competition, prizes, logistics, etc, is available at http://faculty.uml.edu/Mufeed_Mahd/UML_ADI/UML_ADI_v31.pdf Dr. Adam J. Elbirt Electrical and Computer Engineering Department University of Massachusetts Lowell May I encourage one and all to encourage/sponsor contests such as this! Adam Elbirt wrote: > 2005 UML � ADI First Regional Contest > > Ap...

US-TX-Austin: VLSI Circuit Designer, 5+yrs exp CMOS design, DSP design; DH (45341532404)
US-TX-Austin: VLSI Circuit Designer, 5+yrs exp CMOS design, DSP design; DH (45341532404) ======================================================================================== Position: VLSI Circuit Designer Reference: SMC01756 Location: Austin TX Duration: DH Skills: BSEE (MSEE preferred). 5+yrs exp in CMOS custom circuit design. Microprocessor or DSP design experience. Core skills must include high performance custom circuit design and should include experience in one or more of the following: cach...

US-TX-Austin: Applications Eng., 5+yrs exp., Port IC HW, FPGA board design, C++; (45338014411)
US-TX-Austin: Applications Eng., 5+yrs exp., Port IC HW, FPGA board design, C++; (45338014411) ============================================================================================== Position: Applications Eng. Reference: SMC01781 Location: Austin TX Duration: Perm Skills: BSEE and 5+ years experience Experience porting IC Hardware description languages (Verilog, VHDL) to FPGA. Experience with FPGA board design and validation. Required software skills: C++, Assembly language, knowledge ...

NCO and Costas Loop
Hello All, I have been working in C++ on a Costas Loop as a the basis for a carrier recovery for a BPSK decoder. My background is not DSP but I have been doing quite a bit of research trying to come up to speed. This project is not an academic or commercial project, it's just a personal project. Anyway, I believe that I need to use a second order loop because I want to track both frequency and phase offsets. In my research, I found multiple sources that suggest the following can be used to calculate the phase and frequency offsets for an NCO: d_freq = d_freq + d_beta * error; ...

NCO DESIGN
Hi everybody, I would like to implement a NCO (Numerical Controlled Oscillator). The output is a square wave. The reference clock is 352 MHz. I want the output varies by step of 2,841ns around a 22MHz square signal. What is the simplest way to implement it : if rising_edge(clk_ref) then count <= count + 1 + in; end; if (count>=16) then output <= 1; count <= 0; else output <= 0; end; patrick.melet@dmradiocom.fr (Patrick) wrote in message news:<54b3002.0405050548.40d8eb56@posting.google.com>... > Hi everybody, > > I would like to implement a NCO (Num...

Can't designate DLLs as native ...
I am trying to resolve a FoxPro for Windows problem (printers are not recognized by FoxPro - bug 9591) and I tried to make use of Windows DLLs by setting the configuration to native for those DLLs. The problem is that when I run WINEDEBUG with the +loaddll switch and look at the dump results, all the DLLs that were designated native in configuration are shown as builtin. I have tried locating the DLLs in the \windows\system, \windows\system32 and the application subdirectories, but there is no difference in results. Any ideas on what I may be doing wrong? Jim ...

Exporting into Opitical Design Programs, Paths and Rays
Hello, We use ZeMax here to do our optics designs and then export an .iges from there into SW to do all the mechanical stuff. This works well. However, you can not export from SW into ZeMax because ZeMax has no import function. Any recommendations on an optics program that will allow you to import SW files into? Thanks pope did you try saving an iges and just changing the extension to whatever the Native ZeMax file is. Just something I would try for the hell of it. Seems silly that they wouldn't have BI directional support of Iges. Corey "pope" <costales@gmail.com&g...

US-MI-Novi: SW Design Eng., Embedded SW eng. using C, Matlab, Simulink, toolbuil (45304857610)
US-MI-Novi: SW Design Eng., Embedded SW eng. using C, Matlab, Simulink, toolbuil (45304857610) ============================================================================================== Position: SW Design Eng. Reference: SMC01450 Location: Novi MI Duration: C-P Skills: 5+yrs embedded software engineering using �C� in the automotive and/or related industry. Must have exp with Matlab, Simulink, and Stateflow. Exp effectively serving as a customer advocates. Tool Builder exp and/or exp with product similar to Matl...

Design help needed
Looking for 1-2 kickass RF, dsp and/or video/audio codec design engineesr to help me design products for home automation. I have been designing & manufacturing in HA area for over 15 years but have the opportunity now to make my/our own path to riches. I expect a lot of negative feedback but I hope to find some interest in individuals who, as myself, have made everybody rich and now looking for a possible way of having part of the pie. I expect a great deal of dialog back and forth before any commitment, but there is a great opportunity for anyone, who is a committed as I am, to bring...

database design tools.
This is a multi-part message in MIME format. ------=_NextPart_000_000F_01C43F81.92F55820 Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable hi, I was wondering if someone can give me some advice. I presently use pgaccess tcl based. But I would prefer a c or c++ client server admin , somewhat like mssql ser= ver enterprise edition. I am new to linux. so can anyone direct me to details documentation on acce= ssing postgresql from a c/gnome frontend.; The header files etc.and any ne= cessary libs, or can all, even system ...

US-TX-Austin: RF Mixed Signal Design Eng, Analog design exp., wireless design; C (45323057607)
US-TX-Austin: RF Mixed Signal Design Eng, Analog design exp., wireless design; C (45323057607) ============================================================================================== Position: RF Mixed Signal Design Eng. Reference: SMC01602 Location: Austin TX Duration: C-P Skills: MSEE or MSCE or BSEE plus 5 years of experience. Exp designing mixed-signal integrated circuit design at the transistor level. Strong emphasis on analog design required. Wireless design experience at GHz operating frequ...

US-TX-Austin: Design Eng., Mixed signal integrated circuit design, Analog Circui (45321857606)
US-TX-Austin: Design Eng., Mixed signal integrated circuit design, Analog Circui (45321857606) ============================================================================================== Position: Design Eng. Reference: SMC01493 Location: Austin TX Duration: Perm Skills: MSEE or MSCE or BSEE plus 5 years of experience. 0-5yrs design experience in mixed-signal integrated circuit design. Strong emphasis on analog design. Exp in one or more of the following: Analog Circuit Design: ...

The Adapter Design Pattern
Hi Friends, Don't missout on these articles on design techniques: The Adapter Design Pattern: http://javalive.com/modules/articles/article.php?id=20 Polymorphism in Java: http://javalive.com/modules/articles/article.php?id=19 The Factory Design Pattern: http://javalive.com/modules/articles/article.php?id=18 Effective use of Interfaces and Abstract Classes: http://javalive.com/modules/articles/article.php?id=17 Why ORM Tools are not Recommended: http://javalive.com/modules/articles/article.php?id=16 How to Estimate Project Deadlines: http://javalive.com/modules/ar...

design question #4 204113
This is a question about system design I guess. I have a django website that allows users to change/view configuration details for documentation builds. The database is very small. The reason I'm using a database in the first place is to make it easy for users to change the configuration of their builds. Django makes that easy and I can go on to other problems, like actually building the documentation. During a build, I query the configuration database at different times to get the configuration I need, which results in several calls to the database at different points of the bui...

T-Minus Designer Studio Version 6.0
Count down the time to any occasion: Christmas countdown clock, wedding countdown clock, pregnancy countdown clock- even your own event. You can even count-up from a date -- such as time since the Grand Opening. Use any template supplied with the Studio with a special 45 Template License. Use our standard designs or insert your own photo, music, text and colors. Show or hide years, months, days, hours, minutes, etc....More... Use any Image or Flash Movie. A software program for your PC that's fun and easy to use. On your PC - Display more sizes on your desktop. Attach a c...

ANN: Tyd-IP Code Generator adds NCO design capability
Hi, In adition to filter and fft creation, Tyd-IP Code Generator now generates VHDL for NCO design. Demo may be downloaded from website. http://www.tyder.com Bob ...

max-width web page design
After some research and personal testing, it appears to me that if you want a maximum width for your web page in IE using div's, scripting will have to be turned on. This being the case, if you are going to use div's, anyone without scripting turned on in their IE browser would have to be supplied a single default width, unless you are willing to have your page extruded to unlimited widths. If the above is indeed the case, it would be my opinion that table design, which will give you a max width without the need for scripting, is superior to the use of div's when you nee...

Safety and Interface design
Richard Heathfield wrote: > Charlie Gordon said: > >> "Richard Heathfield" <rjh@see.sig.invalid> a �crit dans le message de >> news: Kpydna1fXcuaKZ_aRVnygQA@bt.com... > <snip> >>> I'm all for fixing incorrect usages of strncpy, but it's not strncpy's >>> fault if it's misused. >> guns kill people, yet it is not their fault ;-) > > Absolutely right. Same applies to motor vehicles, kitchen knives, and > indeed any other potentially dangerous tool that can be misused by humans. > So what do...

Best Website Design Services by Professional Web Designing Company
Ave Infosys is a leading professional in Web Designing Company in Hyderabad India for the E-Business Industry.Ave Infosys are providing Best Website Development and Design Services in Hyderabad.Our company offers the Best Web Design & Development services, Web Hosting Services,Responsive and Mobile Designing services,Ecommerce websites services,Digital Marketing Services,Website Design Services. We have intensive web design and web skills merging with the quality essence of expertise should have component to help you to ascertain your internet presence or take it to...

US-TX-Austin: Sr. Analog IC Engineer, BiCMOS design, Design filters, Cadence; Pe (45321432402)
US-TX-Austin: Sr. Analog IC Engineer, BiCMOS design, Design filters, Cadence; Pe (45321432402) ============================================================================================== Position: Sr. Analog IC Engineer Reference: SMC01473 Location: Austin TX Duration: Perm Skills: 5+yrs of on-chip analog BiCMOS design at frequencies > 500 MHz. Skilled in the transistor-level design of high frequency analog filters, gmC filter and linear amplifiers. Cadence tool suite familiarity required. RF CMOS...