I m generating a PN Sequence in which for sake of simplicity i m
taking three flip flops for 3 bit sequence...and the design is such
that.....q(1) gets input from q(0)....q(2) gets input from q(1)....and
q(0) gets input from the xor output of q(1) and q(2)....now the
problem is that...i want to store the output of q(2) upto 7
cycles...so that i can get a 7-bit sequence....which is a PN
Sequence....please help me...i need a VHDL code for this.....

In comp.lang.vhdl,
comp.lang.vhdl <kunal_65@yahoo.co.in> wrote:
> I m generating a PN Sequence in which for sake of simplicity i m
> taking three flip flops for 3 bit sequence...and the design is such
> that.....q(1) gets input from q(0)....q(2) gets input from q(1)....and
> q(0) gets input from the xor output of q(1) and q(2)....now the
> problem is that...i want to store the output of q(2) upto 7
> cycles...so that i can get a 7-bit sequence....which is a PN
> Sequence....please help me...i need a VHDL code for this.....

So you need VHDL code for a 7-bit shift register? Shouldn't be hard to
find with a search engine. And there seems to be something wrong with
your keyboard: It generates some extra punctuation at (pseudo?) random
intervals.

-- 
Stef    (remove caps, dashes and .invalid from e-mail address to reply by mail)

The Moral Majority is neither.

On Mon, 16 Mar 2009 13:52:54 +0100, Stef
<stef33d@yahooI-N-V-A-L-I-D.com.invalid> wrote:

>In comp.lang.vhdl,
>comp.lang.vhdl <kunal_65@yahoo.co.in> wrote:
>> I m generating a PN Sequence in which for sake of simplicity i m
>> taking three flip flops for 3 bit sequence...and the design is such
>> that.....q(1) gets input from q(0)....q(2) gets input from q(1)....and
>> q(0) gets input from the xor output of q(1) and q(2)....now the
>> problem is that...i want to store the output of q(2) upto 7
>> cycles...so that i can get a 7-bit sequence....which is a PN
>> Sequence....please help me...i need a VHDL code for this.....
>
>So you need VHDL code for a 7-bit shift register? 

Only 4, I think.  He has three of the bits already in 
his PRBS :-)  So that makes the problem 43% easier.
-- 
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
jonathan.bromley@MYCOMPANY.com
http://www.MYCOMPANY.com

The contents of this message may contain personal views which 
are not the views of Doulos Ltd., unless specifically stated.