Hi everyone, As I want to improve my VHDL skills and understand how to make good designs, I've decided to make a simple SRAM controller and would like to get some feedback about the design. Please give feedback with explanations so I can understand it better. Code: http://pastebin.com/epiBgi1Z
![]() |
0 |
![]() |