f



ESLsyn Conference > June 5-6, 2011, San Diego, USA > Call for

[http://www.ecsi.org/sites/default/files/images/san%20diego2.png]
[http://www.ecsi.org/sites/default/files/images/ESLsyn-small.jpg]
Electronic System Level Synthesis Conference
June 5-6, 2011
San Diego, California, USA
Co-located with DAC!
Call for Presentations
Chair: Dan Gajski, University of California, Irvine
Co-Chair & Organization: Adam Morawiec, ECSI
Program Co-Chairs:
Philippe Coussy, Universite de Bretagne Sud
Sandeep K. Shukla, Virginia Tech University

www.ecsi.org/eslsyn

Workshop Description
The ever increasing need for enhanced productivity in designing highly
complex electronic systems drives the evolution of design methods beyond the
traditional approaches. Virtual prototyping, design space exploration and
system synthesis with the goal of optimized and functionally correct product
implementation are needed for designing both HW and SW parts.
The system design teams expect newer and more efficient methods and tools
supporting better management of the design complexity and reduction of the
design cycle time all together, breaking the trend to compromise on the
evaluation of various design implementation options. Designing at higher
levels of abstraction is a viable way to better cope with the system design
complexity, to verify earlier in the design process and to increase code
reuse.
The Electronic System Level Synthesis Conference ESLsyn focuses on automated
system design methods that enable efficient modelling of systems to provide
the capability to synthesize HW platforms and embedded software with
particular aspects related to synthesis.

Target Audience

This conference will provide an overview of existing and emerging solutions
provided by both industrial partners (EDA companies) and research
institutions in the domain of ESL synthesis. It will give an outline of
synthesis methods and tools available currently in the market and discuss
their applicability, performance, strengths and user experiences. Finally,
the event will create a discussion platform for experience exchange between
providers of synthesis technology and industry users, but also will be a
forum to discuss scientific concepts and paradigms for the future evolution
of synthesis methods.

Topics
Cyber-Physical System / System / Platform: model-driven synthesis, models of
computation, virtual prototyping, design space exploration, design
methodologies, architectures, co-design, interface synthesis, partitioning,
performance analysis, optimization, modeling refinement, transformation,
generation, languages, formal specification and verification methods,
virtualization, target platforms: ASIC, FPGA, GPU, many- & multi-core, SOC
platforms, HW accelerators, ...
High-Level Synthesis, Behavioral Synthesis, Architectural Synthesis for HW
Design: hierarchical synthesis, algorithmic transformations, loop
transformations, scheduling & binding techniques, correctness, formal
verification, reliability, incremental synthesis, control-oriented
synthesis, low-power synthesis, performance-driven synthesis,
target-specific synthesis, multiple clock design, input languages & subsets,
internal representation, interaction with low-level synthesis,
certification, trade-off analysis, ...
Embedded Software Synthesis: programming models (including multi-core, GPU
programming models), correct-by-construction software synthesis,
intermediate representations, scheduling techniques, binding, communication
and synchronization protocols, middleware/hardware-dependent software,
performance analysis and optimization, domain-specific languages and methods
(AADL etc.), concurrent program synthesis, compilers for multi-/many- cores,
time triggered vs. event triggered models, synchronous programming models,
formal methods for embedded software design and verification, ...
The above list is not an exhaustive list of topics addressed by ESLsyn;
contributions related to ESLsyn problems in general not listed here are
highly welcome. Submissions may be theoretical scientific papers, research
in progress, case studies, tool use cases and best practice, as well as
industry experiences.

Program Committee
Felice Balarin, Cadence Design Systems, USA
Shuvra Bhattacharyya, University of  Maryland, USA
Thomas Bollaert, Mentor Graphics, France
Jens Brandt, University of Kaiserslautern, Germany
Benjamin Carrion-Schafer, NEC Corporation, Japan
Jason Cong, University of California, Los Angeles, USA
Philippe Coussy, Lab-STICC, Universite de Bretagne Sud, France
Steven Derrien, IRISA, France
Robert De Simone, INRIA, France
Mamoun Filali-Amine, IRIT, France
Daniel Gajski, University of California, Irvine, USA
Abdoulaye Gamatie, LIFL, France
Kim Gruttner, OFFIS, Germany
Yuko Hara-Azumi, Ritsumeikan University, Japan
Niraj K. Jha, Princeton University, USA
Ryan Kastner, University of California, San Diego, USA
Luciano Lavagno, Politecnico di Torino, Italy
Wayne Luk, Imperial College London, UK
Frederic Mallet, INRIA, France
Michael McNamara, Cadence Design Systems, USA
Michael Meredith, Forte Design Systems, USA
Maria Carmen Molina, Universidad Complutense de Madrid, Spain
Adam Morawiec, ECSI, France
Stephen Neuendorffer, Xilinx, USA
Bernhard Niemann, Fraunhofer, Germany
Rishiyur Nikhil, Bluespec, USA
Marc Pantel, IRIT-ACADIE, Universite Paul Sabatier, France
Hiren Patel, University of Waterloo, Canada
Dumitru Potop-Butucaru , INRIA, France
Tanguy Risset, CITI - INSA Lyon, France
Eric Rutten, INRIA, France
John Sanguinetti, Forte Design Systems, USA
Sandeep Shukla, Virginia Tech University, USA
David Thomas, Imperial College London, UK
Hiroyuki Tomiyama, Nagoya University, Japan
Eugenio Villar, University of  Cantabria, Spain
Kazutoshi Wakabayashi, NEC Corporation, Japan
Hiroaki Yoshida, University of Tokyo, Japan

Submission Requirements
Authors should submit their full papers (up to 6 pages, double-column IEEE
format) in PDF through the web based submission system. Submitted papers
should be anonymous, are required to describe original unpublished work and
must not be under consideration for publication elsewhere. The conference
proceedings will be published in electronic form with the ISSN number and
made available in the ECSI Resource Center. Full submission requirements,
templates and submission page link can be found at
www.ecsi.org/eslsyn<http://www.ecsi.org/eslsyn>.

Important Dates

Paper Submission Deadline:

Notification of Acceptance:

Camera Ready Papers:


April 1, 2011

April 28, 2011

May 16, 2011


Please, transfer this message to persons interested in this topic!
We apologise if you have received multiple copies of this message!
Please click here<http://www.ecsi.org/remove-mailing-list> if you wish to be
removed from this mailing list.
0
info
2/12/2011 8:36:52 PM
comp.parallel 2866 articles. 0 followers. Post Follow

0 Replies
448 Views

Similar Articles

[PageSpeed] 21

Reply: