asp654's articles:

Items(1) /1

3 to 1 mux with 4 bit inputs 5 42 (7/31/2012 5:42:49 AM) comp.arch.fpga Hi all, I'm learning Verilog. Trying to design a multiplexer: module vector_net_multiplexer_tb; reg [3:0] input1, input2, input3, sel_ip; reg [1:0] sel; initial begin $dumpf... asp654

asp654's replies:

Items(1) /1

3 to 1 mux with 4 bit inputs 5 42 (7/31/2012 5:42:49 AM) comp.arch.fpga Hi all, I'm learning Verilog. Trying to design a multiplexer: module vector_net_multiplexer_tb; reg [3:0] input1, input2, input3, sel_ip; reg [1:0] sel; initial begin $dumpf... asp654 (2)