gnuarm's articles:

Items(151) /16 Next >> Last >|

MISC - Stack Based vs. Register Based 61 12 (3/29/2013 9:00:50 PM) comp.arch.fpga I have been working with stack based MISC designs in FPGAs for some years. All along I have been comparing my work to the work of others. These others were the conventional RISC type processors supplied by... rickman

Sine Lookup Table with Linear Interpolation 120 18 (3/16/2013 10:30:51 PM) comp.dsp I've been studying an approach to implementing a lookup table (LUT) to implement a sine function. The two msbs of the phase define the quadrant. I have decided that an 8 bit address for a single quadrant ... rickman

Sometimes I Just Don't Get the Tools 8 24 (1/28/2013 3:46:05 AM) comp.arch.fpga I've learned to use Active HDL some time ago and never had too much trouble with it. But now it is not letting me use the waveform viewer in an effective way. I typically add all my signals once and then a... rickman

DFT vs Bandpass Filter 33 23 (1/15/2013 12:11:48 AM) comp.dsp If you were designing a FIR filter to pass as narrow a band as possible how would that be done? A DFT seems to be essentially a bank of band pass filters (with decimation) and use various sine wave as the ... rickman

Lattice iCECube2 for iCE40 Devices 4 22 (1/9/2013 2:43:54 AM) comp.arch.fpga How many have used the iCECube2 tool? I am just getting started with it and it seems to be less than optimal. It uses Synplify Pro for synthesis. I wrote code for a simple enabled up/down counter which I... rickman

Synchronization With Carrier in the Noise 128 25 (11/21/2012 8:23:55 PM) comp.dsp Some technologies detect a carrier that is below the level of the noise. I would think that to pull them out you would have to do some sort of synchronous detection. But how do you get in sync if you can... rickman

Lowest Power Design in an FPGA 2 39 (11/4/2012 3:40:12 AM) comp.arch.fpga What is the lowest power design you have done in an FPGA or CPLD? There have been some very low power devices on the market for a number of years now. I assume there have been some designs that push the p... rickman

Architecture of Minimal Delta Sigma Converters 23 35 (10/31/2012 4:45:07 AM) comp.dsp I am looking to use a delta sigma (DS) converter with a minimal footprint in an FPGA, both in terms of LUT usage and power consumption. Lattice Semiconductor has an app note on a design, but it is not muc... rickman

Using LVDS Input for Delta Sigma ADC 6 48 (10/28/2012 7:51:49 PM) comp.arch.fpga I found an app note on the Lattice site about using the LVDS input as the input comparator. My design is very low power and I am concerned about the power consumption of this input. Typically inputs are n... rickman

Quick Connect Contacts 19 42 (9/14/2012 6:28:07 PM) comp.arch.embedded I am looking for some type of contact to use on a front panel that would allow the momentary connection of a pair of discrete wires. I looked at the junction blocks used for speaker wire on stereos, but th... rickman

gnuarm's replies:

Items(700) /70 Next >> Last >|

Generate Pink Noise Efficiently 41 10 (3/20/2013 2:10:01 AM) comp.dsp I am looking for a compute-efficient algorithm to generate pink noise. The application must run on a smartphone (iPhone or Android w/NDK) and take up a small fraction of the available compute time. The appl... no-one5677 (19)

Xilinx tools for XC3020??? 6 18 (3/26/2013 12:04:38 AM) comp.arch.fpga I've got a 20-year-old Xilinx XC3020 development board. I think it would be fun to fire it up and bring it to the 20th anniversary FCCM in Seattle next month. (http://fccm.org/2013/) I don't see XC3000-serie... mbuttspdx (4)

What a Xilinx fpga could do in 1988 10 14 (3/26/2013 8:17:42 PM) comp.arch.fpga I'm writing up a project that ran from 1988 to 1991. It involved building an ECL-based digital processor that ran at 25MHz, working into a couple of ECL SRAMs. Debugging the hardware was tedious and took mor... bill.sloman1 (63)

MISC - Stack Based vs. Register Based 61 12 (3/29/2013 9:00:50 PM) comp.arch.fpga I have been working with stack based MISC designs in FPGAs for some years. All along I have been comparing my work to the work of others. These others were the conventional RISC type processors supplied by... gnuarm (2644)

OT: Recommend a decent news reader? 25 8 (4/7/2013 12:01:21 AM) comp.arch.embedded Outlook Express used to be ok if you had the OE patch fix for top-posting, bottom-feeding or whatever they called it, but it seems to have gone the way of much half-decent software. I could editorialize on... nrm1 (6)

Low cost mains power supply 11 6 (4/8/2013 10:44:24 AM) comp.arch.embedded In most DIY stores you can find these cheap Chinese digital timers to turn you lamps or appliances on at specified time. The thing I'm wondering is, how do they power the digital circuitry from 110VAC in a ... nobody15 (1231)

Modelsim ought to be cheaper 9 8 (4/23/2013 8:13:42 PM) comp.arch.fpga Why is Modelsim so expensive? It is a mature product and yet it segfaults = on me all the time. Constantly. Often, when it ought to give me warnings = or errors (such as when there is a port width mismatch... kevin.neilson (16)

Low cost and/or small size CPU in an FPGA 9 8 (4/24/2013 1:37:46 PM) comp.arch.fpga What is the lowest cost and/or the smallest CPU in an FPGA. Can a CPU with reasonable code space fit into a 44 pin FPGA ? Are there any 44 pin FPGAs ? hamilton ... hamilton4730 (192)

free software 1-wire (DS18x20) library (AVR, ARM)? 8 3 (5/2/2013 6:23:48 PM) comp.arch.embedded BTW, is there any good 1-wire "master" interface library (as used, e. g., to communicate with the DS18B20 temperature sensors), which happens to be free software? I'm aware of the Peter Dannegger & Mar... oneingray (254)

Power Gating Devices 7 3 (5/3/2013 7:29:16 PM) comp.arch.embedded I've been toying around with the idea of using transistors to power gate devices, an SD card for example. Is there any proper practices when doing this and/or anything to be concerned about? ... lutherblackwood (6)