s_krustev's articles:

Items(1) /1

var keyword in SystemVerilog 4 1088 (1/28/2010 4:17:33 PM) comp.lang.verilog A simple question about the keyword ' var ' in SystemVerilog. I'm not sure I understand its significance reading the standard. Esspecially when it is used in the port lists. How this relates to the synthesys... siso